Abstract
Description of the Problem
The Network-on-Chip (NoC) paradigm has emerged recently as a promising solution to the complex on-chip communications derived from the increasing number of Intellectual Property (IP) cores that can be integrated on a single chip as semiconductor technology scales down to make complex Systems-on-Chip (SoCs) [1] .
The use of NoCs as the interconnection infrastructure for complex SoCs has opened several interesting research and design issues [2] . These include: topology selection, routing strategy selection and application mapping. The application mapping plays an important role on the performance of the applications running on the NoC platform [3] . This thesis proposes a new approach to the topological mapping strategy for NoCs. Concretely, we propose a new topological mapping technique for regular and irregular NoC platforms and its application for optimizing application specific NoC based on distributed and source routing. In order to map a set of applications on a network topology two steps have to be solved. The first one consists of splitting the application on a set of communicating concurrent tasks that have to be assigned and scheduled on a list of IP cores. This step is done by procedures beyond the scope of this thesis [4] . The second step, called topological mapping, consists of deciding how to topologically place the selected set of cores onto the tiles of the system such that the interested metrics (energy, latency, etc.) are optimized.
An efficient topological mapping technique should provide several characteristics. On the one hand, since the topological mapping is perceived as a special case of the NP-complete quadratic assignment problem (QAP) [5] , the search for a mapping must be based on suboptimal approximation methods. On the other hand, the experimental validation of each mapping should be avoided in order to make the design process of a NoC less costly. Also, it should provide solutions of quality as for regular network topologies as for irregular network topologies and finally, since the task scheduling is already performed, exclusively a communication based mapping technique should be used. Futhermore, in order to optimize an application specific NoC platform the routing strategy should be taken into account together with the mapping process due to the fact that both have big impact on the performance of the resulting system and the exploration of each parameter in a separate fashion can lead to a negative effect on the performance metrics of the system.
The Proposed Approach and Methodology
The first step for improving topological mapping on NoCs is the design of a topological mapping technique supporting all of the characteristics described above. In order to achieve this goal, we propose a new topological mapping technique that can be applied to application-specific NoCs with both regular and irregular topologies [6] . Since this technique has been designed for NoCs based on distributed routing [7] , [8] , the second step consists of adapting this technique to support NoC platforms using source routing [9] . In turn, the adaptation to source routing needs the development of a heuristic technique specifically designed for this case. Finally, the proposed technique should be adapted to be used also in NoC platforms designed for shared-memory Multi-Processor Systems on a Chip (MPSoCs).
The research methodology consists of performing simulations using as synthetic traffic patterns like bitreversal, butterfly, etc. [10] as the Multimedia application used in the most of the literature [11] . The simulations are running on Noxim, a cycle accurate NoC simulator [12] . The idea is to measure the performance of the system at different packet injection rates. The performance metrics we are measuring are latency and energy consumption [10] . In this way, we can compare the performance achieved by different mappings.
Significance of the Research
Developing such Systems-on-Chip (SoCs) poses new challenges to the electronic design automation (EDA) community because of in VLSI designs the communication architecture plays a major role in defining area, performance and energy consumption of the overall system. The develop of this thesis pretends to help to System Architects in the process of developing such systems improving topological mapping of the design methodologies.
Related Work
Several approaches have been proposed in literature in the context of topological mapping in NoCs. Hu and Marculescu present a branch and bound algorithm for mapping cores in a mesh-based NoC architecture that minimizes the total amount of power consumed in communications with the constraint of performance handled via bandwidth reservation [13] . The same authors extend this approach by adding the customization of the routing paths such that the total communication energy is minimized [14] . Murali and De Micheli address the mapping problem under the bandwidth constraint with the aim of minimizing communication delay by exploiting the possibility of splitting the traffic among various paths [15] . Hansson et al. present a unified single-objective algorithm which couples path selection, mapping of cores, and channel time-slot allocation to minimize the network required to meet the constraints of the application [16] . Ascia et al. use multi-objective genetic algorithms to mapping cores in a mesh-based NoC to optimize performance and energy consumption [17] .
All the aforementioned works define mapping strategies which optimize: energy consumption in [13] , [14] , communication cost in [15] , power dissipation and worst-case latency in [16] . In addition, except [14] and [16] , they assume a given routing function when exploring the mapping space. Also, [17] uses experimental validation of each mapping provided. Finally, to the knowledge of the authors, there is no work tackling the topological mapping on source routing NoC platforms so far.
Results Obtained
We have proposed an approach that takes into account the network resources and the communication pattern generated by the tasks assigned to different cores [6] in order to map such cores to the network nodes. The method is based on modeling the network as a table of distances (or costs) between each pair of source/destination nodes. This table contains the cost of communicating every pair of network nodes without taking into account any traffic pattern, but taking into account the underlying network topology and routing algorithm.
Additionally, this approach assumes that the volume of information exchanged between the tasks hosted on the IPs within the network can be measured or estimated. Thus, for each pair of source/destination IPs, the amount of information exchanged by them is measured, and a table of communication requirements of the application is computed.
In order to search the best assignment of IPs to network nodes, the technique defines a mapping array and an associated quality function for each array. This quality function measures the overall cost for sending all the messages exchanged by the application (exchanged by all the tasks hosted in the IPs) if the IPs were mapped as indicated in the mapping array. Finally, this approach consists of using a heuristic method based on a random search for obtaining a near-optimal assignment of IPs to network nodes (topological mapping) that minimizes the quality function value.
One of the key issues of this approach that it is based on the correlation of the network model with the actual network performance. Therefore, it does not require the experimental validation of each solution considered by the heuristic search method.
Two works have been done on NoC platforms based on distributed routing. The first one consists of developing a new communication-aware, topologyagnostic routing technique (CART) [7] . The second one consists of integrating the topological mapping technique described earlier in a methodology for designing application specific routing algorithms (AP-SRA) with the aim of providing a multi-objective strategy for concurrent mapping and path selection [8] . Both of them are able to overcome to faults in some links in the manufacturing process. However, they have been developed from different point of view.
CART was born from the combination of the proposed topological mapping technique and the Segment based Routing methodology (SR) [18] . The SR algorithm is based on a segmentation process of the network. It guarantees deadlock freedom and full connectivity among nodes by placing a bidirectional routing restriction at every segment (SR configurations). The experiment results showed that in order to maximize the performance provided by the communication-aware routing technique any SR conguration can be used in combination with the communication-aware mapping technique. As a result, we proposed as the Communication-Aware Routing Technique (CART) the following method: the first step consists of computing a random SR conguration (combination of segments and routing restrictions applied to the network topology). Then, the communication-aware mapping technique is applied to that SR conguration. In this way, we take advantage of the optimization performed by the mapping technique (we compute a random SR conguration instead of computing the most appropriate one for the existing topology).
APSRA is a methodology for designing deadlockfree application specific routing algorithms with the goal of maximizing the adaptivity [19] . In order to face the complexity of the NoC design problem, we proposed a new multi-objective design optimization strategy that is able to determine an approximation of the Pareto-set of NoC congurations which optimize multiple performance indexes simultaneously. In this way, the design flow can consider multidimensional aspects and it can provide a multi-objective optimization of the NoC. Concretely, we have considered the routing algorithm designed by APSRA and the topological mapping as the multidimensional interacting parameters. We have considered message delay and fault tolerance as the objectives to be optimized. The results obtained from experiments on both synthetic and real traffic patterns show that the proposed strategy provides better solutions than the sequential optimization of the same parameters.
NoC Platforms using source routing pose additional constraints to the design process. The reason is the overhead caused by the number of bits needed to encode the path information in the header packet. In order to overcome to this problem, we have proposed an optimization NoC approach in which our goal is to find an arrangement of cores in tiles together with path selection such that the global communication cost is minimized and the maximum distance among communicating cores is delimited by a given threshold [9] . The value of the threshold comes from the fixed on-chip communication infrastructure (NoC) platform which uses source routing with an upper limit on the length of the path.
Remaining Objectives and Challenges
Currently, we are performing a study of heuristic methods for adapting the mapping technique to NoC platforms using source routing. This kind of platforms introduce new constraints to the mapping process. Thus, the heuristic search methods employed in distributed routing NoC platforms might not be suitable for them. Therefore, the goal of this study is to find the most suitable search method for satisfying the new constraints of source routing NoC platforms.
Also, we plan to apply the technique for optimizing applications in shared memory MPSoCs, where communications are carried out by synchronization mechanism.
Finally, we would like to evaluate our technique in NoCs with irregular topologies. The reason is that most of the topological mapping proposals in the literature use NoCs with regular topology, leaving the mapping on NoCs with irregular topology as a currently open issue.
